Abstract-A key feature of autonomous systems is the ability to solve computationally intensive tasks while adapting to changes in the environment. The learning capabilities required for this feature are underdeveloped in artificial systems, especially when compared to those of humans and animals. We aim at the implementation of biologically inspired learning algorithms to be embedded in full-custom VLSI spiking neural networks with the long term goal of constructing compact real-time low-power learning systems. Molecular studies have demonstrated a key role of calcium ions for long term synaptic plasticity. These experimental results have inspired mathematical models and hardware implementations of calcium based learning algorithms. Here we present a novel VLSI implementation of a recently proposed calcium-based learning algorithm, its simulation results and comparison with the mathematical model.
I. INTRODUCTION
Nowadays chip technology has achieved 14 nm feature size yielding high speed, low leakage power, low area and low cost per transistor [1] , therefore supporting the development of processors with high computational power. However, the conventional approach to computation, based on the Von Neumann architecture with separate units for information storage and processing, is still outperformed in energy efficiency by biological nervous systems in cognitive tasks, such as classification and prediction, where the input data is characterized by ambiguity and uncertainty. Neuromorphic engineering [2] aims at filling the performance gap between natural and artificial systems by mimicking the computational building blocks and architectures of the biological systems.The resulting devices integrate computation and memory, rely on asynchronous event-driven communication, and operate in a distributed and fully parallel way. To equip these devices with cognitive capabilities comparable to those of biological systems, particular efforts have to be made to mimic their ability to learn from experience and adapt to changing environmental conditions. The theoretical neuroscience research community has produced a plethora of learning models, and some of them have been translated into analog VLSI circuits. Our research focuses on the implementation of learning algorithms with local event-based mechanisms of weight update, which makes them especially suited for neuromorphic implementations. In particular, we explore calcium-based models because they reproduce a variety of experimental protocols not explained by phenomenological models [3] . A calcium-based plasticity model which accounts for plasticity behaviors evoked by different features of the pre-and post-synaptic activities (e.g. spike timing as in Spike Timing Dependent Plasticity (STDP), firing rate as in Hebbian learning) has been recently proposed [4] . Here we present an implementation of this model using analog VLSI circuits.
Several analog VLSI implementations of learning models have been proposed in the past; representative examples belong to two classes: STDP models [5] , [6] and models with bi-stable synapses [7] , [6] , [8] .
The synaptic circuit proposed here has the advantage of reproducing biophysical properties of the synapse [3] and can be used as a tool for exploring the role of calcium concentration in information processing [9] . Our implementation does not compute the change in weight as a function of the relative timing of the pre-and post-synaptic spikes (as in [5] , [6] ) but lets the STDP curve emerge from the calcium dynamics. The work presented in [7] is closer to ours because the weight update is triggered by the presynaptic spike and depends on the post-synaptic membrane potential. A calcium concentration variable only depending on the post-synaptic activity is used in [8] to decide when the neuron should stop learning [10] . In contrast, the calcium concentration in our circuits depends on both pre-and post-synaptic spiking activity and is crucial for determining the sign and strength of the change in weight.
II. THE CALCIUM-BASED LEARNING MODEL AND ITS

HARDWARE IMPLEMENTATION
We designed a novel analog circuit for the implementation of the calcium model proposed in [4] . The model describes the temporal dynamics of the synaptic efficacy w with a first order differential equation as a function of potentiation and depression terms respectively that depend on calcium concentration [11] . Pre-and post-synaptic pulses produce calcium peaks that decay exponentially in absence of spikes. The longterm memory property is achieved through bistability [12] . Minor modifications of the model were made to achieve a compact and low power hardware implementation. In particular, the model can be simplified by removing the saturation effect included in [4] , resulting in the following equation:
where −k bs w(1 − w)(w * − w) is the bistability term, γ p H c(t) − θ p and γ d H c(t) − θ d are the potentiation and depression term respectively, H denotes the heaviside function. The reader should refer to [4] for a detailed description of the learning model, which goes beyond the scope of this paper.
978-1-4799-5341-7/16/$31.00 ©2016 IEEE The calcium variable is represented by the voltage Vca produced by the calcium block in response to pre-and post-synaptic spikes and fed to the synapse core. The synapse core produces the appropriate changes in the synaptic weight (represented by voltage Vw). Long term memory is guaranteed by the bistability amplifier which drives the synaptic weight to its stable state in absence of changes driven by the synapse core block.
Furthermore, the simplified dynamics for the calcium variable proposed in [4] is considered for the hardware implementation. In the simplified calcium equation, pre-and postsynaptic spikes are idealized as Dirac impulses. In physical systems, pulses have a duration, and particularly in analog circuits the pulse width is important because it can be used to define the time window in which a current flow occurs. This current usually charges a capacitor, and a saturation occurs if the time window is too long (the integrated voltage hits the supply rail). In the more realistic assumption of finite duration pulses, the calcium dynamics can be described as follows
where F (t) = e − t τ Ca H(t) models an exponential decay after one spike, and P i (t) = H t − t i − H t − (t i + ∆t pw ) is the i-th pulse with duration ∆t pw .
We designed a novel learning circuit that mimics the learning model described here. This is to our knowledge the first attempt to implement this model in neuromorphic hardware. As shown in Fig. 1 , the learning circuit is composed of three blocks: the Calcium block responds to digital pre-and post-synptic pulses (Spk pre and Spk post ) and produces the analog voltage V ca which mimics the calcium concentration described in Eq. 2. The output of the Calcium block (V ca ) is fed to the Synapse Core which, together with a transconductance amplifier with positive feedback and saturation values (gm block), is responsible for generating the synaptic efficacy V w The Calcium block, as shown in Fig. 2 , computes the calcium concentration as the voltage across the capacitor C cal (see Fig. 2b ). The calcium waveform is generated by a differential pair integrator (DPI) circuit [13] with two inputs (Spk preD and Spk post ). Initially V ca is at its resting potential V c ref .
Delayed pre-synaptic pulses Spk preD and post-synaptic pulses Spk post turn on transistors M s 11 and M s 21 respectively and charge can accumulate on the capacitor C cal . The amount of charge accumulated during an input pulse depends on the initial charge, the bias voltages V th ca , V τ ca , V c pre and V c post (for pre-and post-synaptic spikes respectively), and the pulse duration [13] . In absence of input pulses C cal discharges through the current flowing in transistor M s 5 at a rate set by the bias voltage V τ ca . The waveform produced for V ca is inverted and shifted with respect to the one described by Eq. Fig. 2 : The calcium block circuit is composed of a delay circuit (b) and the Calcium core circuit (a). The delay circuit generates a digital pulse SpkpreD in response to an input pulse Spkpre and with a delay controlled the bias voltage V del and a duration set by the bias voltage Vpw. The Calcium core circuit generates the calcium dynamics in response to delayed pre-synaptic spikes SpkpreD and post-synaptic spikes Spkpost, the amplitude of the response is set by V cpre and V cpost respectively. V thca is an independent gain control for the effect of input pulses, V τca sets the decay rate of the calcium voltage Vca. Fig. 3 : The synapse core circuit generates the synapse dynamics V w based on the calcium Vca voltage value. Vca is compared with V thp through a WTA circuit, when Vca < V thp a current flow set by V pot is generated in M n14 and then this current is mirrored through M p12 and M p14 to charge Csyn. Similarly, Vca is compared with V th d and when Vca < V th d a current flow set by V dep is generated in M n24 and then mirrored to discharge Csyn.
to accommodate the range and swing of operation of the next circuital block.
The delayed pre-synaptic pulse is generated by the delay circuit shown in Fig. 2a . Upon arrival of a pre-synaptic pulse, the transistor M d 1 is turned on and the capacitor C del is fully charged. When the input pulse ends, the capacitor is discharged linearly over time by the current flowing through transistor M d 2 and set by the bias voltage V del . The triangular pulse on C del is sharpened and shifted to the operation range [0−V dd ] by a buffer. The resulting output V out 1 is a delayed digital pulse. The NOR gate generates a short pulse when V out transitions low and the commmon-source amplifier is charging V out 1τ . The synapse core implements Eq. 1, and its schematic circuit is shown in Fig. 3 . This circuit is based on the winnertake-all circuit [14] and similarly used in other spike-based learning circuits [15] . V w represents the synaptic weight, which is increased or decreased depending on the value of the voltage V ca representing the calcium concentration and produced by the Calcium block (Fig. 2) . When V ca is lower than V th p , the winner-take-all circuit implemented by transistors M n 11−15 and M p 11−12 generates an output current which is copied by transistors M p 13−14 to charge the capacitor C syn . Similarly, when V ca is lower than V th d , the winner-take-all circuit implemented by transistors M n 21−25 and M p 21−22 generates an output current which is copied by transistors M p 23−24 and M n 26−27 to discharge the capacitor C syn .
On the other hand, when V ca is higher than V th p a current flow in M n 15 is generated, and when V ca is higher than V th d , in M n 25 . Leakage current is generated in M p 14 and M n 27 when they do not perform charge or discharge operations in C syn ; these leakage currents affect V w, which therefore can not retain its value for long time. In order to reduce this effect, source voltages in M p 14 and M n 27 are set below V dd and above Gnd. This leads to V gs M n27 ,V sg M p14 < 0, which reduces the leakage current when the transistor is in the cut off condition.
The bistability and saturation components of Eq. 1 are implemented with a transconductance amplifier with positive feedback and output power supply rails V h w and V h l as shown in Fig. 1 . The wide range transconductance amplifier configuration is based on [15] and injects or leaks current to/from C syn as a function of (V w − V th w ):
Since the transconductance amplifier is connected to V w, its saturation values are also the ones for V w. An advantage of this configuration is that potentiation and depression components are less dependent on saturation sources as the ones in [4] , so we have a wider operation range similar to Eq. 1.
III. RESULTS
We tested the proposed circuit with the Cadence's Spectre simulator and compared its behavior with the theoretical model using Matlab. To allow the comparison of results, the synapse simulation data V w of the circuit and spikes were normalized, and the calcium data V ca was mirrored and shifted in yaxis. Because of this normalization, the y-axis in the are dimensionless but the raw data is in Volts. The bistable term generate a positive or negative drift depending on the current value of the synaptic weight (above or below the threshold value w * = 0.5). Figure 4 shows the calcium dynamics in response to a presynaptic spike (top panel) or a post-synaptic spike (bottom panel). In the Matlab model the charging response is exponential and rapidly increases over a short pulse width of 2ms; while in the circuit, the charging is linear over a pulse width of 20µs. In absence of input spikes, the calcium variable decays exponentially in the model but linearly in the hardware implementation. This simplification was chosen because CMOS circuits can be easily designed to provide constant currents, which are converted to linear voltages over time by integration onto a capacitor. Despite this approximation of the original calcium dynamics, we are able to tune the circuit parameters in order to have a good match of the synaptic weight dynamics. Effects at the network level remain to be evaluated in future implementations. The delay D (see Eq. 2) in the response to pre-synaptic spikes is set to a higher value in the circuit simulation to fix the otherwise observed offset of the STDP waveforms to zero for t post − t pre = 0, due to the difference in decay. Figure 5 shows the synapse dynamics for pre-and postsynaptic pulses when the parameters are set for STDP learning and the bistability threshold is w * = 0.5. In Fig. 5a the timing of spikes is set to (t post − t pre ) = 12ms. which, as expected, produces potentiation. The opposite effect (depression) is shown in Fig. 5b , where the timing is set (t post − t pre ) = −14ms. The above t post − t pre values where chosen to show a significant variation in the synaptic weight. The circuit is able to produce changes for a range of t post − t pre values and exhibits the classical STDP behaviour in a biologically realistic time window, as shown in Fig. 6 . A saturation effect takes place near the boundaries of the synaptic variable (stable values) and . In the simplified model, the learning waveform is independent of the initial synaptic weight value. On the other hand, shifts of learning waveform in the circuit simulation are produced because variation of V w produces also slight variations in its current supplier M p14 and M n27.
can invert the effect of input spikes. For example, in Fig. 5a a small depression is caused by the input spikes occurring at about 1.6s, as opposed to the expected potentiation given t post −t pre > 0. Then, the synaptic variable oscillate in a small range directly below the stable state. The very good match between model and circuit shown in Fig. 5b is not replicated in Fig. 5a . This asymmetry is mainly due to the linear (instead of exponential) decay of the calcium variable and the hyperbolic (instead of polynomial) bistability function implemented by the circuit. These dynamics are observed when parameters are set to fit classical STDP learning curves as shown in Fig. 6 .
As demonstrated in [4] , depending on the calcium concentration parameters C pre and C post , threshold values θ p and θ d , and potentiation γ p and depression γ d coefficients, a plethora of STDP curves can be generated. In this paper we set the parameters to achieve a classical STDP curve (C pre < θ d < θ p < C post ). To characterize the STDP behavior, we applied a classical stimulation protocol [16] to the learning synapse with the bistability disabled and measured the synapse variation after the stimulus. Figure 6 shows these results in Matlab and Spectre. In the mathematical model the variations of the synaptic weight in response to input pulses do not depend on the initial value, except near saturation where distortion affects the learning curves. In the circuit implementation of the model the STDP curves are affected by the initial synaptic weight. An upward/downward shift of the STDP curve is observed for low/high initial weight; however, this effect is not as strong as in [4] . Shifts in the learning waveform are produced because variations in V w affect also current suppliers M p 14 and M n 27 .
IV. CONCLUSION
We designed and implemented a Calcium-based plasticity model circuit. We described its operation with the classical STDP protocol and observed the expected potentiation and depression responses.We showed that learning STDP waveforms can be generated by setting appropriate parameters in the equations describing the calcium and synapse dynamics. We also pointed out how saturation effects can alter the learning waveforms. We presented a thorough comparison between the proposed circuital implementation and the original theoretical model implemented.
In addition, a prototype chip containing the synapse circuit has already been designed and submitted for fabrication using a standard 180 nm CMOS technology. After testing of the current prototype, we plan to use this circuit (or a revised version in case the testing shows any need of improvements) to implement a small array in a new chip which will allow small network experiments. Our long term goal is the implementation of large networks with learning capabilities suitable for autonomous systems.
